

A

Patent  
JC540 U.S. PTO  
09/114203  
07/13/98



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT  
APPLICATION TRANSMITTAL LETTER

JC408 U.S. PTO  
07/13/98



## Box PATENT APPLICATION

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Enclosed for filing is the utility patent application of Atsushi MIYANISHI and Hisashi MATSUMOTO for SEMICONDUCTOR DEVICE.

Also enclosed are:

- 13 sheets of drawings;
- a claim for foreign priority under 35 U.S.C. §§ 119 and/or 365 is [ ] hereby made to filed in \_\_ on \_\_;  
 in the declaration;
- [ ] a certified copy of the priority document;
- [ ] a Constructive Petition for Extensions of Time;
- [ ] \_\_\_\_\_ statement(s) claiming small entity status;
- an Assignment document;
- [ ] an Information Disclosure Statement; and
- [ ] Other: \_\_\_\_\_

The declaration of the inventor(s) [X] also is enclosed [ ] will follow.

- [ ] Please amend the specification by inserting before the first line the sentence --This application claims priority under 35 U.S.C. §§119 and/or 365 to \_\_ filed in \_\_ on \_\_; the entire content of which is hereby incorporated by reference.--

<p>The PTO did not receive the following items:</p> <p><i>(Listed Items)</i></p> <p><i>None</i></p>
---

## Utility Patent Application Transmittal Letter

Attorney's Docket No. 030682-066

Page 2

The filing fee has been calculated as follows [ ] and in accordance with the enclosed preliminary amendment:

<b>CLAIMS</b>					
	<b>NO. OF CLAIMS</b>		<b>EXTRA CLAIMS</b>	<b>RATE</b>	<b>Fee</b>
Basic Application Fee					\$790.00
Total Claims	11	MINUS 20 =	0	x \$22.00	0
Independent Claims	3	MINUS 3 =	0	x \$82.00	0
If multiple dependent claims are presented, add \$270.00					0
Total Application Fee					\$790.00
If verified Statement claiming small entity status is enclosed, subtract 50% of Total Application Fee					0
Add Assignment Recording Fee of \$40.00 if Assignment document is enclosed					\$40.00
<b>TOTAL APPLICATION FEE DUE</b>					<b>\$830.00</b>

[X] A check in the amount of \$ 830.00 is enclosed for the fee due.

[ ] Charge \$ \_\_\_\_\_ to Deposit Account No. 02-4800 for the fee due.

Please address all correspondence concerning the present application to:

Platon N. Mandros  
 Burns, Doane, Swecker & Mathis, L.L.P.  
 P.O. Box 1404  
 Alexandria, Virginia 22313-1404.

The Commissioner is hereby authorized to charge any appropriate fees under 37 C.F.R. §§ 1.16, 1.17 and 1.21 that may be required by this paper, and to credit any overpayment, to Deposit Account No. 02-4800. This paper is submitted in triplicate.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

Date: July 13, 1998  
 By: \_\_\_\_\_  
 Platon N. Mandros  
 Registration No. 22,124

P.O. Box 1404  
 Alexandria, Virginia 22313-1404  
 (703) 836-6620

**TITLE OF THE INVENTION**

Semiconductor Device

**BACKGROUND OF THE INVENTION****Field of the Invention**

5       The present invention relates to a semiconductor device, and more particularly, it relates to the shape of a margin part of a gate electrode forming a MOS transistor which is provided on an active area having a concave part.

**Description of the Background Art**

A semiconductor device formed by MOS transistors is generally provided  
10 with an insulating film which is formed to enclose an active area (element forming region) for electrically isolating this active area from other ones. The gate electrode of each MOS transistor provided on the active area is formed over the active area and the insulating film to divide the active area, thereby electrically isolating source/drain regions formed on both sides of the gate electrode from each  
15 other.

Fig. 29 shows a part of an active area and gate electrodes which are formed on this active area. Referring to Fig. 29, the active area 1 has a concave part on its corner portion in a shape along a plan view. In other words, the concave part partially reduces the width of the active area 1. An insulating film 7 encloses the active area 1. The gate electrode 3 is so formed that its end portion reaches an upper portion of the insulating film 7 on the concave part, while the gate electrode 2 is so formed that its end portion reaches an upper portion of the insulating film 7 in a portion other than the concave part.  
20

The parts of the gate electrodes 2 and 3 reaching the upper portion of the insulating film 7 are referred to as gate end caps, and x represents the length  
25

thereof. The gate end caps are set as margin parts (gate parts extending beyond the active area 1) in the layout design phase so that the length of the gate electrodes 2 and 3 are not smaller than the span of the active area 1, and the length x thereof is uniformly set for all gate electrodes as that from an edge portion of the active area 5 1 on design. This length x is so set that the forward end portions of the gate electrodes 2 and 3 are not located on the active area 1 even if the same are rounded due to corrosion by etching or the like to partially reduce the gate length. Source/drain regions SDA and SDB are formed on both sides of the gate electrode 10 3. While still another source/drain region is formed on a side of the gate electrode 10 2, symbol therefor is omitted in Fig. 29.

Such a gate end cap is defined as a part between an endmost portion of each gate electrode and an edge portion of the active area. When two active areas are formed separately from each other and a single gate electrode is formed to extend over these two active areas, therefore, the gate electrode is provided on an 15 insulating film between the two active areas. However, no gate end cap is present on this portion, due to absence of an end portion of the gate electrode.

While such a gate electrode has an end portion on its pad part provided with a contact hole or a via hole or directly connected to a wiring layer, no gate end cap is present on (required for) this part.

20 The active area 1 has a concave part when provided with an AND-NOR gate C10 shown in Fig. 30, for example. Referring to Fig. 30, an AND part C1 is supplied with input signals I1 and I2, while a second input of a NOR part C2 is supplied with an input signal I3.

Fig. 31 shows the transistor level structure of the AND-NOR gate C10. 25 The AND-NOR gate C10 comprises P-channel transistors Q1 and Q2 having

source electrodes which are connected to a power source VDD in common, a PMOS transistor Q3 having a source electrode which is connected to drain electrodes of the P-channel transistors Q1 and Q2, NMOS transistors Q4 and Q6 having drain electrodes which are connected to that of the PMOS transistor Q3 in common, and an NMOS transistor Q5 having a drain electrode which is connected to a source electrode of the NMOS transistor Q4 and a source electrode which is grounded in common with that of the NMOS transistor Q6. The input signals I1 and I2 are supplied to gate electrodes G1, G2, G4 and G5 of the PMOS transistors Q1 and Q2 and the NMOS transistors Q4 and Q5, while the input signal I3 is supplied to gate electrodes G3 and G6 of the PMOS transistor Q3 and the NMOS transistor Q6. A common node between the PMOS transistor Q3 and the NMOS transistors Q4 and Q6 defines an output end.

Fig. 32 illustrates the layout of the NMOS transistors Q4 to Q6 of the AND-NOR gate C10 having such a structure.

Referring to Fig. 32, an active area AR is provided with a concave part on its corner portion in a shape along a plan view, and an insulating film IF encloses this active area AR. The gate electrode G6 is formed on a depressed region DR having a span which is reduced due to the concave part, while the gate electrodes G4 and G5 are formed on an ordinary region OR other than the concave part.

Fig. 33 is a sectional view taken along the line A-A in Fig. 29. As shown in Fig. 33, the gate electrode 3 formed on the active area 1 extends on the upper portion of the insulating film 7 over the length x of the gate end cap. Therefore, the source/drain regions SDA and SDB are electrically isolated from each other. While the active area 1 is invisible in the sectional direction since a channel region is formed on a portion of a silicon substrate 8 located under the gate

electrode 3, Fig. 33 shows the position corresponding to the active area 1 with a broken line for convenience of illustration.

While the source/drain regions SDA and SDB are generally electrically isolated from each other regardless of the concave part of the active area 1, such 5 source/drain regions SDA and SDB may not be completely isolated from each other, depending on the shape of the concave part.

This case is now described with reference to Figs. 34 and 35. Fig. 34 shows an active area 1A having a corner portion which is provided with no concave part but obliquely notched. Fig. 36 is a sectional view taken along the 10 line A-A in Fig. 34. As shown in Fig. 36, a gate electrode 3 does not reach an upper portion of an insulating film 7, and the active area 1A is longer than the gate electrode 3.

When gate electrodes 2 and 3 similar to those shown in Fig. 29 are formed on this active area 1A having such a shape, an end portion of the gate 15 electrode 3 does not reach the upper portion of the insulating film 7. Source/drain regions are generally formed by injecting an impurity through a gate electrode serving as an injection mask. If an impurity is injected through the gate electrode 3 serving as an injection mask, therefore, source/drain regions SDA and SDB are formed not only on both sides of the gate electrode 3 but also around a forward end 20 portion thereof. Consequently, the source/drain regions SDA and SDB formed on both sides of the gate electrode 3 are electrically shorted to hinder the function of the MOS transistor.

Fig. 35 shows an active area 1B provided on its corner portion with a concave part, which is not rectangularly shaped.

25 When gate electrodes 2 and 3 similar to those shown in Fig. 29 are

formed on this active area 1B having such a shape, an end portion of the gate electrode 3 only partially reaches an upper portion of an insulating film 7. In this case, source/drain regions SDA and SDB formed on both sides of the gate electrode 3 are not electrically shorted but the gate length of the gate electrode 3 is  
5 partially reduced. Assuming that L represents the gate length of the gate electrode 3 and b represents the length of a part of the end portion of the gate electrode 3 not reaching the upper portion of the insulating film 7 as shown in Fig. 35, the substantial gate length is about  $L - b$ . When the gate length is thus partially reduced, a leakage current flows between the source/drain regions SDA and SDB in a transistor operation to deteriorate the function of the MOS transistor.  
10 Fig. 37 shows a gate electrode 3 having a forward end portion which is rounded due to corrosion by etching or the like. As shown in Fig. 37, both side surfaces of the gate electrode 3 only partially reach an upper portion of an insulating film 7 due to the rounded forward end portion. Assuming that b and c represent the  
15 lengths of such parts respectively, the substantial gate length is about  $L - b - c$ . Thus, the substantial gate length is further reduced as compared with a gate electrode having a forward end portion which is not rounded.

Formation of the active area 1A or 1B shown in Fig. 34 or 35 conceivably results from divergence of the insulating film from the layout design, an proximity effect in photolithography, displacement of the position for introducing the impurity from the planned one in formation of the source/drain regions SDA and SDB. It can be said that such a problem, which has become obvious following refinement of the semiconductor device, has heretofore been neglected.

#### SUMMARY OF THE INVENTION

25 According to a first aspect of the present invention, a semiconductor

device comprises an active area which is provided with at least one MOS transistor and an insulating film defining the active area. The active area is set in a shape having a concave part in a shape along a plan view, the active area is provided with an ordinary region and a depressed region having an edge portion which is  
5 depressed beyond the ordinary region due to presence of the concave part, the MOS transistor includes a first MOS transistor which is formed on the depressed region and a second MOS transistor which is formed on the ordinary region, and the length of a margin part of a first gate electrode constructing the first MOS transistor is set to be larger than that of a margin part of a second gate electrode  
10 constructing the second MOS transistor.

In the semiconductor device according to the first aspect of the present invention, the length of the margin part of the first gate electrode forming the first MOS transistor is set to be larger than that of the margin part of the second gate electrode forming the second MOS transistor, whereby an end portion of the first gate electrode completely reaches an upper portion of the insulating film even if an unnecessary active area exists in the concave part of the active area after various fabrication steps. Thus, the first gate electrode is prevented from partial reduction of its gate length, thereby preventing occurrence of current leakage between source/drain regions which are formed on the exterior of both side surfaces of the  
15 first gate electrode. Even if the concave part is filled up with an unnecessary active area, further, the source/drain regions formed on the exterior of both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be obtained.  
20

25 According to a second aspect of the present invention, the concave part is

formed on a corner portion of the active area, and the length of the margin part of the first gate electrode is set at the total of the length of the margin part of the second gate electrode and a length which is equal to a depression length in the concave part.

5        In the semiconductor device according to the second aspect of the present invention, the margin part of the first gate electrode has a sufficient length, whereby the end portion of the first gate electrode completely reaches the upper portion of the insulating film even if the corner portion of the active area is provided with no concave part but obliquely notched after various fabrication steps,  
10      whereby the source/drain regions formed on the exterior of both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be obtained.

According to a third aspect of the present invention, the concave part is formed on a corner portion of the active area, and the length of the margin part of  
15      the first gate electrode is set at the total of the length of the margin part of the second gate electrode and the length of a portion between the edge portion of the depressed region and an intersection between a virtual line which is set to connect first and second convex corner portions of the active area in the concave part and the first gate electrode.

20        In the semiconductor device according to the third aspect of the present invention, the length of the margin part of the first gate electrode is set on the assumption that the corner portion of the active area is provided with no concave part but obliquely notched. Even if the corner portion of the active area is provided with no concave part but obliquely notched after various fabrication steps,  
25      therefore, the end portion of the first gate electrode completely reaches the upper

portion of the insulating film, whereby the source/drain regions formed on the exterior of both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be obtained. Further, the length of the margin part of the first gate electrode is prevented from being increased beyond necessity.

According to a fourth aspect of the present invention, the concave part is a dent part which is formed on a portion of the active area other than the corner portion, the ordinary region is divided into first and second ordinary regions due to presence of the dent part, an edge portion of the second ordinary region is on a position depressed beyond that of the first ordinary region, and the length of the margin part of the first gate electrode is set at the total of the length of the margin part of the second gate electrode and a length which is equal to a depression length of the edge portions of the depressed region and the second ordinary region.

In the semiconductor device according to the fourth aspect of the present invention, the margin part of the first gate electrode has a sufficient length, whereby the end portion of the first gate electrode completely reaches the upper portion of the insulating film even if an unnecessary active area exists in the concave part of the active area after various fabrication steps, whereby the first gate electrode is prevented from partial reduction of its gate length. Therefore, occurrence of current leakage between the source/drain regions formed on the exterior of both side surfaces of the first gate electrode is prevented, whereby a normally operating MOS transistor can be obtained.

According to a fifth aspect of the present invention, the concave part is a dent part which is formed on a portion of the active area other than the corner portion, the ordinary region is divided into first and second ordinary regions due to

presence of the dent part, an edge portion of the second ordinary region is on a position depressed beyond that of the first ordinary region, and the length of the margin part of the first gate electrode is set at the total of the length of the margin part of the second gate electrode and the length of a portion between the edge 5 portion of the depressed region and an intersection between a virtual line which is set to connect first and second convex corner portions of the active area in the concave part and the first gate electrode.

In the semiconductor device according to the fifth aspect of the present invention, the length of the margin part of the first gate electrode is set on the 10 assumption that the concave part is filled up with an unnecessary active area, whereby the length of the margin part of the first gate electrode is prevented from being increased beyond necessity.

According to a sixth aspect of the present invention, a semiconductor device comprises an active area which is provided with at least one MOS transistor, and an insulating film defining the active area. The active area is set in a shape 15 having a concave part in a shape along a plan view, the active area is provided with an ordinary region and a depressed region having an edge portion which is depressed beyond the ordinary region due to presence of the concave part, the MOS transistor includes a first MOS transistor which is formed on the depressed 20 region and a second MOS transistor which is formed on the ordinary region, and a margin part of a first gate electrode constructing the first MOS transistor is set in a shape having a bent portion which is bent at a prescribed angle to extend in a direction separating from the ordinary region.

In the semiconductor device according to the sixth aspect of the present 25 invention, the margin part of the first gate electrode forming the first MOS

transistor is set in the shape having the bent portion which is bent at the prescribed angle to extend in the direction separating from the ordinary region, whereby the end portion of the first gate electrode completely reaches the upper portion of the insulating film even if an unnecessary active area exists in the concave part of the  
5 active area after various fabrication steps. Thus, the first gate electrode is prevented from partial reduction of its gate length, and occurrence of current leakage between the source/drain regions formed on the exterior of both side surfaces of the first gate electrode is prevented. Even if the concave part is filled up with an unnecessary active area, the source/drain regions formed on the exterior  
10 of both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be obtained.

According to a seventh aspect of the present invention, the concave part is formed on a corner portion of the active area, the prescribed angle is 90°, the  
15 depressed region includes a first edge portion which is perpendicular to the first gate electrode and a second edge portion which is parallel to the first gate electrode, the bent portion extends to be substantially in contact with or not in contact with the first edge portion of the depressed region, and the length of the bent portion is so set that its forward end portion projects beyond the second edge portion of the  
20 depressed region by a distance which is equal to the length of a margin part of a second gate electrode constructing the second MOS transistor.

In the semiconductor device according to the seventh aspect of the present invention, the forward end portion of the bent portion is set to project beyond the second edge portion of the depressed region, whereby the end portion  
25 of the first gate electrode completely reaches the upper portion of the insulating

film even if an unnecessary active area exists in the concave part of the active area after various fabrication steps, whereby the first gate electrode is prevented from partial reduction of its gate length, occurrence of current leakage between the source/drain regions formed on the exterior of both side surfaces of the first gate  
5 electrode is prevented, and a normally operating MOS transistor can be obtained.

According to an eighth aspect of the present invention, the concave part is formed on a corner portion of the active area, the prescribed angle is 90°, the depressed region includes a first edge portion which is perpendicular to the first gate electrode and a second edge portion which is parallel to the first gate electrode,  
10 the bent portion extends to be not in contact with the first edge portion of the depressed region, and the length of the bent portion is so set that its forward end portion projects beyond an intersect position between a virtual line which is set to connect first and second convex corner portions of the active area in the concave part and the first gate electrode by a distance which is equal to the length of a  
15 margin part of a second gate electrode constructing the second MOS transistor.

In the semiconductor device according to the eighth aspect of the present invention, the length of the margin part of the first gate electrode is set on the assumption that the corner portion of the active area is provided with no concave part but obliquely notched. Even if the corner portion is provided with no  
20 concave part but obliquely notched after various fabrication steps, therefore, the end portion of the first gate electrode completely reaches the upper portion of the insulating film. Thus, the source/drain regions formed on the exterior of both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be  
25 obtained. Further, the length of the margin part of the first gate electrode is

prevented from being increased beyond necessity.

According to a ninth aspect of the present invention, the concave part is formed on a corner portion of the active area, the bent portion is bent about an intersect position between a virtual line which is set to connect first and second convex corner portions of the active area in the concave part and the first gate electrode, the prescribed angle is smaller than 90°, and the length of the bent portion is so set that its forward end portion projects beyond the intersect position by a distance which is equal to the length of a margin part of a second gate electrode constructing the second MOS transistor.

In the semiconductor device according to the ninth aspect of the present invention, the forward end portion of the bent portion is set to project beyond the intersect position between the first gate electrode and the virtual line, whereby the end portion of the first gate electrode completely reaches the upper portion of the insulating film even if the corner portion of the active area is provided with no concave part but obliquely notched after various fabrication steps. Thus, the source/drain regions formed on the exterior or both side surfaces of the first gate electrode are electrically isolated from each other and prevented from shorting, whereby a normally operating MOS transistor can be obtained.

According to a tenth aspect of the present invention, a semiconductor device comprises an active area which is provided with at least one MOS transistor and an insulating film defining the active area. The active area is set in a shape having a concave part in a shape along a plan view, the active area is provided with an ordinary region and a depressed region having an edge portion which is depressed beyond the ordinary region due to presence of the concave part, the MOS transistor includes a plurality of MOS transistors which are arranged on the

depressed region and electrically connected in parallel with each other, and respective gate electrodes of the plurality of MOS transistors are arranged in parallel with each other and electrically connected in common so that margin parts of at least a gate electrode which is located most approximately to the ordinary region and that adjacent to this gate electrode are connected with each other among the respective gate electrodes of the plurality of MOS transistors.

In the semiconductor device according to the tenth aspect of the present invention, the margin parts of at least the gate electrode located most approximately to the ordinary region and the gate electrode adjacent thereto are connected with each other among the respective gate electrodes of the plurality of MOS transistors when the plurality of MOS transistors which are electrically connected in parallel with each other are arranged on the depressed region, whereby the two gate electrodes and a connected body of the respective margin parts enclose the source/drain regions between the two gate electrodes. Even if an unnecessary active area exists in the concave part of the active area after various fabrication steps, therefore, the source/drain regions between the two gate electrodes are electrically isolated from the remaining source/drain regions and prevented from shorting, whereby normally operating MOS transistors can be obtained.

According to an eleventh aspect of the present invention, all margin parts of the respective gate electrodes of the plurality of MOS transistors are connected with each other.

In the semiconductor device according to the eleventh aspect of the present invention, all margin parts of the respective gate electrodes of the plurality of MOS transistors are connected when the plurality of MOS transistors which are

electrically connected in parallel with each other are arranged on the depressed region. Even if an unnecessary active area exists in the concave part of the active area over a wide range, therefore, the source/drain regions between the gate electrodes are electrically isolated from each other and prevented from shorting, whereby normally operating MOS transistors can be obtained.

An object of the present invention is to provide a semiconductor device which causes no current defect between source/drain regions even if an active area and an insulating film defining this active area fail to satisfy the layout design following refinement of the semiconductor device.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates a semiconductor device according to an embodiment 1 of the present invention;

Fig. 2 illustrates the semiconductor device according to the embodiment 1 of the present invention;

Fig. 3 illustrates a modification 1 of the semiconductor device according to the embodiment 1 of the present invention;

Fig. 4 illustrates the modification 1 of the semiconductor device according to the embodiment 1 of the present invention;

Fig. 5 illustrates a modification 2 of the semiconductor device according to the embodiment 1 of the present invention;

Fig. 6 illustrates the modification 2 of the semiconductor device

according to the embodiment 1 of the present invention;

Fig. 7 illustrates still another modification of the semiconductor device according to the embodiment 1 of the present invention;

Fig. 8 illustrates a semiconductor device according to an embodiment 2 of  
5 the present invention;

Fig. 9 illustrates the semiconductor device according to the embodiment 2  
of the present invention;

Fig. 10 illustrates a modification 1 the semiconductor device according to  
the embodiment 2 of the present invention;

10 Fig. 11 illustrates the modification 1 of the semiconductor device  
according to the embodiment 2 of the present invention;

Fig. 12 illustrates a modification 2 of the semiconductor device according  
to the embodiment 2 of the present invention;

15 Fig. 13 illustrates the modification 2 of the semiconductor device  
according to the embodiment 2 of the present invention;

Fig. 14 illustrates a modification 3 of the semiconductor device according  
to the embodiment 2 of the present invention;

Fig. 15 illustrates the modification 3 of the semiconductor device  
according to the embodiment 2 of the present invention;

20 Fig. 16 illustrates a semiconductor device according to an embodiment 3  
of the present invention;

Fig. 17 illustrates the semiconductor device according to the embodiment  
3 of the present invention;

25 Fig. 18 illustrates the semiconductor device according to the embodiment  
3 of the present invention;

Fig. 19 illustrates a modification of the semiconductor device according to the embodiment 3 of the present invention;

Fig. 20 illustrates the modification of the semiconductor device according to the embodiment 3 of the present invention;

5 Fig. 21 illustrates the modification of the semiconductor device according to the embodiment 3 of the present invention;

Fig. 22 illustrates a semiconductor device according to an embodiment 4 of the present invention;

10 Fig. 23 illustrates the semiconductor device according to the embodiment 4 of the present invention;

Fig. 24 illustrates the semiconductor device according to the embodiment 4 of the present invention;

Fig. 25 illustrates the semiconductor device according to the embodiment 4 of the present invention;

15 Fig. 26 illustrates a modification 1 of the semiconductor device according to the embodiment 4 of the present invention;

Fig. 27 illustrates the modification 1 of the semiconductor device according to the embodiment 4 of the present invention;

20 Fig. 28 illustrates a modification 2 of the semiconductor device according to the embodiment 4 of the present invention;

Fig. 29 illustrates a problem in a conventional semiconductor device;

Fig. 30 illustrates an exemplary circuit having a concave part in an active area;

25 Fig. 31 illustrates the exemplary circuit having the concave part in the active area;

Fig. 32 illustrates the layout of the exemplary circuit having the concave part in the active area;

Fig. 33 illustrates a sectional structure of a general active area;

Fig. 34 illustrates the structure of a conventional semiconductor device;

5 Fig. 35 illustrates the structure of another conventional semiconductor device;

Fig. 36 illustrates a sectional structure of a depressed region of an active area; and

10 Fig. 37 illustrates the structure of still another conventional semiconductor device.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

<A. Embodiment 1>

<A-1. Device Structure>

15 Fig. 1 shows a part of an active area 1 in the layout design phase of a semiconductor device according to an embodiment 1 of the present invention and gate electrodes 20 and 30 arranged on this active area 1. Referring to Fig. 1, the active area 1 is provided with a concave part on its corner portion in a shape along a plan view. An insulating film 7 encloses the active area 1. The gate electrode 30 is arranged on a depressed region DR having an edge portion which is located 20 on a low position due to the concave part, and the gate electrode 20 is arranged on an ordinary region (a region other than the depressed region DR) OR having an edge portion projecting beyond the depressed region DR.

A gate end cap (margin part) of the gate electrode has a length x. This gate end cap is set as the margin part (gate portion extending beyond the active area) in order to prevent the length of the gate electrode from being reduced below

the span of the active area. The length  $x$  is so set that a forward portion of the gate electrode is not located on the active area even if this forward end portion is rounded due to corrosion by etching or the like to partially reduce the gate length. The length  $x$  of the gate end cap of the gate electrode 20 is set as that from an edge 5 portion of the active area on layout design.

On the other hand, a gate end cap of the gate electrode 30 has a length  $x + \alpha$ . The additional length  $\alpha$  is set to be not more than the length  $x$  of the gate end cap of the gate electrode arranged on the ordinary region ( $0 < \alpha \leq x$ ), for example.

10        <A-2. Characteristic Function/Effect>

Fig. 2 shows a part of an active area 1B of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30 arranged on this active area 1B. Referring to Fig. 2, the active area 1B is provided on its corner portion with a concave part, which is not rectangularly shaped. Such an active area 1B results from accumulation of subtle divergence of actual values from design values in various fabrication steps for forming an insulating film 7, source/drain regions SDA and SDB and the like, and it is not easy to thoroughly solve this problem. However, a gate end cap of the gate electrode 30 is set at the length  $x + \alpha$  as hereinabove described, whereby an end portion of 15 the gate electrode 30 completely reaches an upper portion of the insulating film 7 for preventing partial reduction of the gate length even if an unnecessary active portion exists in the concave part of the active area 1B. Thus, the source/drain regions SDA and SDB are prevented from occurrence of current leakage 20 therebetween, whereby the function of the MOS transistor can be maintained. If 25 no problem arises in the fabrication process but the concave part is rectangularly

shaped, a semiconductor device similar to that shown in Fig. 1 is obtained, as a matter of course.

<A-3. Modification 1>

In the active area 1B shown in Fig. 2, an unnecessary active area merely partially exists in the concave part. If the corner portion is provided with no concave part but obliquely notched, however, no effect may be attained even if the length of the gate end cap is increased as described above. In this case, the length of the gate end cap is further increased as described below.

Fig. 3 shows a part of an active area 1 in the layout design phase of a modification 1 of the semiconductor device according to the embodiment 1 of the present invention and gate electrodes 20 and 30A arranged on this active area 1. Referring to Fig. 3, the gate electrode 30A is arranged on a depressed region DR having an edge portion which is located on a low position due to a concave part, and the gate electrode 20 is arranged on an ordinary region (region other than the depressed region) OR having an end portion projecting beyond the depressed region DR.

While a gate end cap of the gate electrode 20 has a length  $x$ , that of the gate electrode 30A has a length  $x + w$ . The additional length  $w$  is set to be equal to the depression length of the concave part, and endmost portions of the gate electrodes 20 and 30A are flush with each other as a result.

Fig. 4 shows a part of an active area 1A of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30A arranged on this active area 1A. Referring to Fig. 4, the active area 1A has a corner portion which is provided with no concave part but obliquely notched. A gate end cap of the gate electrode 30A is set at the length  $x + w$  as described above

on the active area 1A having such a shape, whereby an end portion of the gate electrode 30A completely reaches an upper portion of an insulating film 7. Thus, source/drain regions SDA and SDB provided on both sides of the gate electrode 30A are electrically isolated from each other and prevented from shorting, whereby  
5 the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 3 is obtained, as a matter of course.

#### <A-4. Modification 2>

While the length of the gate end cap of the gate electrode of the concave part is increased by the value equal to the depression length of the concave part in the aforementioned modification 1, the length of such a gate end cap may alternatively be decided as described below, in order to minimize the length.  
10

Fig. 5 shows a part of an active area 1 in the layout design phase of a modification 2 of the semiconductor device according to the embodiment 1 of the present invention and gate electrodes 20 and 30B arranged on this active area 1. Referring to Fig. 5, the gate electrode 30B is arranged on a depressed region DR having an edge portion which is located on a low position due to a concave part, while the gate electrode 20 is arranged on an ordinary region (region other than the depressed region) OR having an end portion projecting beyond the depressed  
15 region DR.  
20

While a gate end cap of the gate electrode 20 has a length x, that of the gate electrode 30B has a length  $x + z$ . On the assumption that the corner portion of the active area 1 is provided with no concave part but obliquely notched, the additional length z is equalized with the length of a portion between an edge portion of the depressed region DR and a position where a virtual line VL  
25

connecting two convex corner portions K1 and K2 of the concave part of the active area 1 intersects with the gate electrode 30B, i.e., a position where the virtual line VL intersects with a longer side closer to the ordinary region OR in two longer sides of the gate end cap. The position where the virtual line VL intersects with the gate electrode 30B may be defined as that where the virtual line VL intersects with the center line of the gate electrode 30B or with a longer side closer to the ordinary region OR in two longer sides of the gate electrode 30B.

Fig. 6 shows a part of an active area 1A of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 10 30B arranged on this active area 1A. Referring to Fig. 6, the active area 1A has a corner portion which is provided with no concave part but obliquely notched. A gate end cap of the gate electrode 30B is set at the length  $x + z$  as described above on the active area 1A having such a shape, whereby an end portion of the gate electrode 30B completely reaches an upper portion of an insulating film 7. Thus, 15 source/drain regions SDA and SDB provided on both sides of the gate electrode 30B are electrically isolated from each other and prevented from shorting, whereby the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 5 is obtained, as a matter of course.

20 In each of the semiconductor devices according to the embodiment 1 of the present invention and the modifications 1 and 2, only a single gate electrode is arranged on the depressed region and the length of its gate end cap is increased. If a plurality of gate electrodes are arranged on such a depressed region, the gate end cap of only the innermost gate electrode must be increased in length.

25 Fig. 7 shows such a structure. Referring to Fig. 7, an active area AR has

such a wide depressed region DR that a plurality of gate electrodes are arranged thereon. In this case, the length of a gate end cap is increased only in a gate electrode GE1 which is most approximate to an ordinary region OR. Since an unnecessary active area is generally formed in the vicinity of a side wall of a 5 concave part as shown by a broken line, and hence the present invention is sufficiently applied to a gate electrode which is in the vicinity of the side wall.

<B. Embodiment 2>

<B-1. Device Structure>

Fig. 8 illustrates a part of an active area 1 in the layout design phase of a 10 semiconductor device according to an embodiment 2 of the present invention and gate electrodes 20 and 30C arranged on this active area 1. Referring to Fig. 8, the active area 1 is provided with a concave part on its corner portion in a shape along a plan view. The gate electrode 30C is arranged on a depressed region DR having a 15 edge portion which is located on a low position due to the concave part, and the gate electrode 20 is arranged on an ordinary region (region other than the depressed region) OR having an edge portion projecting beyond the depressed region DR. An insulating film 7 encloses the active area 1.

A gate end cap of the gate electrode 30C has a bent portion BP which is bent at an angle of about 90°, to extend oppositely to the ordinary region OR. 20 This gate electrode 30C is so arranged as to maintain the distance between the bent portion BP and a horizontal edge portion (first edge portion) of the depressed region DR at a prescribed length s. The prescribed length s may be so set that the gate end cap is slightly in contact with or not in contact with the depressed region DR in plan view. The length of the bent portion BP may be substantially equal to 25 the length x of a gate end cap of the gate electrode 20 arranged on the ordinary

region OR.

<B-2. Characteristic Function/Effect>

Fig. 9 shows a part of an active area 1B of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 5 30C arranged on this active area 1B. Referring to Fig. 9, the active area 1B is provided on its corner portion with a concave part, which is not rectangularly shaped. A gate end cap of the gate electrode 30C is bent at an angle of about 90° oppositely to an ordinary region OR as described above on the active area 1B having such a shape, whereby an end portion of the gate electrode 30C completely 10 reaches an upper portion of an insulating film 7 even if an unnecessary active area exists in the concave part of the active area 1B, thereby preventing partial reduction of the gate length. Thus, source/drain regions SDA and SDB provided on both sides of the gate electrode 30B are electrically isolated from each other and prevented from shorting, whereby the function of the MOS transistor can be 15 maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 8 is obtained, as a matter of course.

<B-3. Modification 1>

In the active area 1B shown in Fig. 9, an unnecessary active area merely 20 partially exists in the concave part. If the unnecessary active area has a large area or the corner portion is provided with no concave part but obliquely notched, however, no effect may be attained by bending the gate end cap at an angle of about 90° oppositely to the ordinary region so that the bent portion BP has a length substantially equal to the length x of the gate end cap of the gate electrode arranged 25 on the ordinary region. In this case, the length of such a bent portion is further

increased as described below.

Fig. 10 illustrates a part of an active area 1 in the layout design phase of a modification 1 of the semiconductor device according to the embodiment 2 of the present invention and gate electrodes 20 and 30D arranged on this active area 1.

Referring to Fig. 10, the gate electrode 30D having a bent portion BD which is bent at an angle of about 90° oppositely to an ordinary region is so arranged on a depressed region DR that a forward end portion of the bent portion BD projects beyond a vertical edge portion (second edge portion) of the depressed region DR. The forward end portion of the bent portion BD of the gate electrode 30D projects beyond the vertical edge portion of the depressed region DR by a length substantially equal to the length x of a gate end cap of the gate electrode 20 arranged on the ordinary region.

Fig. 11 shows a part of an active area 1C of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30D arranged on this active area 1C. Referring to Fig. 11, the active area 1C is provided on its corner portion with a concave part, which is not rectangularly shaped. While an unnecessary portion of the active area 1C has a larger area as compared with that of the active area 1B shown in Fig. 9, the gate electrode 30D is so formed that a forward end portion of its gate end cap projects beyond a vertical end portion of a depressed region DR by a length substantially equal to the length x, thereby preventing partial reduction of the gate length. Thus, source/drain regions SDA and SDB are prevented from occurrence of current leakage therebetween, whereby the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 10 is obtained, as a

matter of course.

<B-4. Modification 2>

While the forward end portion having the bent portion which is bent oppositely to the ordinary region projects beyond the vertical edge portion of the 5 depressed region by a length substantially equal to the length  $x$  of a gate end cap of the gate electrode arranged on the ordinary region in the aforementioned modification 1, the length of such a gate end cap may be decided in the following manner, in order to minimize the same.

Fig. 12 illustrates a part of an active area 1 in the layout design phase of a 10 modification 2 of the semiconductor device according to the embodiment 2 of the present invention and gate electrodes 20 and 30E arranged on this active area 1. Referring to Fig. 12, the gate electrode 30E having a bent portion BD which is bent at an angle of about  $90^\circ$  oppositely to an ordinary region OR is formed on a depressed region DR.

15 The gate electrode 30E is so arranged as to maintain the distance between the bent portion BD and a horizontal edge portion (first edge portion) of the depressed region DR at a prescribed length  $m$ . On the assumption that a corner portion of the active area 1 is provided with no concave part but obliquely notched, the gate electrode 30E is so formed as to project beyond a position where a virtual 20 line VL connecting two convex corner portions K1 and K2 of the concave part of the active area 1 intersects with the bent portion BD, i.e., a position where the virtual line VL intersects with a longer side closer to the ordinary region OR in two longer sides of the bent portion BD, by a length substantially equal to the length  $x$ . Therefore, the length of the gate end cap can be reduced as compared with that of 25 the gate electrode 30D described with reference to Fig. 10.

The position where the virtual line VL intersects with the gate electrode 30E may be defined as that where the virtual line VL intersects with the center line of the gate electrode 30E or with a longer side farther from the depressed region DR in two longer sides of the gate electrode 30E. A length m may be set in response to the virtual line VL. Namely, the length m may be reduced in case of setting the virtual line VL as connecting two points inside the two convex corner portions K1 and K2 of the concave part.

Fig. 13 shows a part of an active area 1A of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30E arranged on this active area 1A. Referring to Fig. 13, the active area 1A has a corner portion which is provided with no concave part but obliquely notched. A gate end cap of the gate electrode 30E is so formed as to project beyond the notched part of the active area 1A by a length substantially equal to the length x on the active area 1A having such a shape, whereby an end portion of the gate electrode 30A completely reaches an upper portion of an insulating film 7. Thus, source/drain regions SDA and SDB provided on both sides of the gate electrode 30E are electrically isolated from each other and prevented from shorting, whereby the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 12 is obtained, as a matter of course.

#### <B-5. Modification 3>

While the gate electrode has the bent portion which is bent oppositely to the ordinary region in each of the aforementioned semiconductor devices according to the embodiment 2 and the modifications 1 and 2, the angle for bending the gate end cap is not restricted to 90°.

Fig. 14 illustrates a part of an active area 1 in the layout design phase of a modification 3 of the semiconductor device according to the embodiment 2 of the present invention and gate electrodes 20 and 30F arranged on this active area 1. Referring to Fig. 14, the gate electrode 30F has a bent portion which is bent at an angle  $\beta$  ( $0^\circ < \beta < 90^\circ$ ) smaller than  $90^\circ$  in a direction separating from an ordinary region OR.

On the assumption that a corner portion of the active area 1 is provided with no concave part but obliquely notched, the gate electrode 30F is bent at the angle  $\beta$  about a position where a virtual line VL connecting two convex corner portions K1 and K2 of the concave part of the active area 1 intersects with the bent portion, i.e., a position where the virtual line VL intersects with a longer side closer to a depressed region DR in two longer sides of the bent portion. The bent portion is so formed as to project beyond the bend center (the intersection between the virtual line VL and the bent portion) by a length substantially equal to the length x.

The position where the virtual line VL intersects with the gate electrode 30F may be defined as that where the virtual line VL intersects with the center line of the gate electrode 30F or with a longer side farther from the depressed region DR in two longer sides of the gate electrode 30F.

Fig. 15 shows a part of an active area 1A of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30F arranged on this active area 1A. Referring to Fig. 15, the active area 1A has a corner portion which is provided with no concave part but obliquely notched. A gate end cap of the gate electrode 30F is so formed as to project beyond the notched part of the active area 1A by a length substantially equal to the length x on

the active area 1A having such a shape, whereby an end portion of the gate electrode 30F completely reaches an upper portion of an insulating film 7. Thus, source/drain regions SDA and SDB provided on both sides of the gate electrode 30F are electrically isolated from each other and prevented from shorting, whereby 5 the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 14 is obtained, as a matter of course.

<C. Embodiment 3>

<C-1. Device Structure>

10 While only a single gate electrode is positioned on the concave part of the active area in each of the aforementioned semiconductor devices according to the embodiments 1 and 2 of the present invention, a plurality of gate electrodes may be formed on a concave part of an active area.

15 Fig. 16 illustrates NMOS transistors Q10 and Q20 which are connected in parallel with each other. Referring to Fig. 16, drain electrodes as well as source electrodes of the NMOS transistors Q10 and Q20 are connected in common, while gate electrodes 301 and 302 thereof are connected to a common input part C.

Fig. 17 shows a part of an active area 1 in the layout design phase of a 20 semiconductor device according to an embodiment 3 of the present invention and gate electrodes 20 and 30G arranged on this active area 1. Referring to Fig. 17, the active area 1 has a concave part on its corner portion in a shape along a plan view. An insulating film 7 encloses the active area 1. The gate electrode 30G is arranged on a depressed region DR having an edge portion which is located on a low position due to the concave part, and the gate electrode 20 is arranged on an 25 ordinary region (region other than the depressed region) OR having an end portion

projecting beyond the depressed region DR.

The gate electrode 30G is formed by gate electrodes 301 and 302 arranged on this depressed region DR successively from a side closer to the ordinary region OR and a connecting member 303 connecting gate end caps thereof with each other, to be U-shaped along a plan view. The gate electrode 30G is so arranged as to maintain the distance between the connecting member 303 and a horizontal edge portion of the depressed region DR at a prescribed length m (m: at least zero).

<C-2. Characteristic Function/Effect>

Fig. 18 shows a part of an active area 1D of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30G arranged on this active area 1D. Referring to Fig. 18, the active area 1D is provided on its corner portion with a concave part, which is not rectangularly shaped. A gate end cap of the gate electrode 30G connects those of gate electrodes 301 and 302 with each other as described above on the active area 1D having such a shape. Even if an unnecessary active area exists in the concave part of the active area 1D, therefore, the gate electrodes 301 and 302 and a connecting member 303 enclose a source/drain region SDB for isolating the same from a source/drain region SDA located in the exterior of the gate electrodes 301 and 302 and preventing the same from shorting, whereby the function of the MOS transistor can be maintained. If no problem arises in the fabrication process but the concave part is rectangularly shaped, a semiconductor device similar to that shown in Fig. 17 is obtained, as a matter of course.

<C-3. Modification>

While two gate electrodes, i.e., two transistors are formed on the concave

part of the active area in the aforementioned semiconductor device according to the embodiment 3 of the present invention, two or more gate electrodes may be formed on a concave part of such an active area.

Fig. 19 shows NMOS transistors Q11 to Q1n which are connected in parallel with each other in a modification of the semiconductor device according to the embodiment 3 of the present invention. Referring to Fig. 19, drain electrodes as well as source electrodes of the NMOS transistors Q11 to Q1n are connected in common, while gate electrodes G11 to G1n of the NMOS transistors Q11 to Q1n are connected to a common input part C.

Fig. 20 shows such a parallel connected body of the NMOS transistors Q11 to Q1n, which is formed on a depressed region DR. Referring to Fig. 20, the gate electrodes G11 to G1n are arranged on a concave part of an active area AR successively from a side closer to an ordinary region OR. All gate end caps of the gate electrodes G11 to G1n are connected in common.

When a plurality of gate electrodes arranged on a depressed region are electrically connected in common and gate end caps thereof are also connected in common, the gate electrodes enclose source/drain regions for electrically isolating the same from each other and preventing adjacent ones of the source/drain regions from shorting even if an unnecessary region is present in a concave part of an active area over a wide range, whereby functions of MOS transistors can be maintained.

When two or more gate electrodes are formed on a depressed region, not all gate end caps of the gate electrodes may be connected in common, dissimilarly to the above.

As shown in Fig. 21, only gate end caps of a gate electrode G11 which is

most approximate to an ordinary region OR and a gate electrode G12 adjacent thereto may be connected in common. The present invention is sufficiently applied to gate electrodes which are approximate to an ordinary region, since an unnecessary active area is generally formed in the vicinity of the ordinary region.

5        <D. Embodiment 4>

<D-1. Device Structure>

While the corner portion of the active area is provided with the concave part in each of the aforementioned semiconductor devices according to the embodiments 1 to 3 of the present invention, such a concave part may be formed 10 on a portion other than the corner portion.

In relation to a concave part formed on a portion other than the corner portion of an active area, Fig. 22 shows a ratio latch circuit C20, for example. Referring to Fig. 22, an input end of an inverter circuit C3 which is formed by a PMOS transistor Q31 and an NMOS transistor Q32 is connected to an output end 15 of a transmission gate which is formed by a PMOS transistor Q21 and an NMOS transistor Q22, and an output end of the inverter circuit C3 defines that of the ratio latch circuit C20. An input end of an inverter circuit C4 which is formed by a PMOS transistor Q41 and an NMOS transistor Q42 is connected to the output end of the inverter circuit C3, and an output end of the inverter circuit C4 is connected 20 to the input end of the inverter circuit C3. The PMOS and NOS transistors Q21, Q22, Q31, Q32, Q41 and Q42 have gate electrodes G21, G22, G31, G32, G41 and G42 respectively.

Fig. 23 is a layout diagram of the NMOS transistors Q22, Q32 and Q42 of the ratio latch circuit C20 having the aforementioned structure.

25        Referring to Fig. 23, an active area AR has a concave part on its center in

a shape along a plan view. The gate electrode G42 is arranged on a depressed region DR having a span which is reduced due to the concave part, and the gate electrodes G22 and G23 are arranged on ordinary regions (regions other than the depressed region DR) OR1 and OR2, which are larger in span than the depressed region DR, provided on both sides of the depressed region DR. An insulating film IF encloses the active area AR.

While an unnecessary active area may be formed on a concave part provided on a portion other than the corner portion of an active area, functional loss of a MOS transistor resulting from the presence of the unnecessary active area can be prevented by the following structure:

Fig. 24 shows a part of an active area 10 in the layout design phase of a modification of the semiconductor device according to the embodiment 4 of the present invention and gate electrodes 20 and 30H arranged on this active area 10. Referring to Fig. 24, the active area 10 has a concave part in a portion other than the corner portion in a shape along a plan view. An insulating film 7 encloses the active area 10. In this case, the concave part may alternatively be referred to as a dent part.

The gate electrode 30H is arranged on a depressed region DR having an edge portion which is located on a low position due to the concave part. Ordinary regions (regions other than the depressed region) OR1 and OR2 (first and second ordinary regions) having edge portions projecting beyond the depressed region DR are provided on both sides of the depressed region DR. The gate electrode 20 is arranged on the ordinary region OR1. A gate end cap of the gate electrode 20 has a length x.

An end portion of the ordinary region OR2 is located on a position

depressed from that of an end portion of the ordinary region OR1, to result in difference between the depression lengths of the ordinary regions OR1 and OR2. A gate end cap of the gate electrode 30H is formed to project beyond an edge portion of the ordinary region OR2 by a length substantially equal to the length x  
5 of the gate end cap of the gate electrode 20 arranged on the ordinary region OR1.

<D-2. Characteristic Function/Effect>

Fig. 25 shows a part of an active area 10A of a semiconductor device actually fabricated on the basis of such design values and gate electrodes 20 and 30H arranged on this active area 10A. Referring to Fig. 25, the active area 10A  
10 has a concave part which is not rectangularly shaped. A gate end cap of the gate electrode 30H is formed to project beyond an edge portion of an ordinary region OR2 by a length substantially equal to the length x of a gate end cap of the gate electrode 20 arranged on an ordinary region OR1 in the active area 10A having such a shape, whereby an end portion of the gate electrode 30H completely reaches  
15 an upper portion of an insulating film 7 even if an unnecessary active area exists in the concave part of the active area 10A, thereby preventing the gate electrode 30H from partial reduction of its gate length. Thus, occurrence of current leakage between source/drain regions SDA and SDB can be prevented, whereby the function of the MOS transistor can be maintained. If no problem arises in the  
20 fabrication process but no unnecessary region exists in the concave part, a semiconductor device similar to that shown in Fig. 24 is obtained, as a matter of course.

<D-3. Modification 1>

While the gate end cap of the gate electrode 30H is formed to project  
25 beyond the edge portion of the ordinary region OR2 by the length substantially

equal to the length  $x$  of the gate end cap of the gate electrode 20 arranged on the ordinary region OR1 as hereinabove described in the aforementioned semiconductor device according to the embodiment 4, the length of such a gate end cap may alternatively set in the following manner:

5 Fig. 26 shows a part of an active area 10 in the layout design phase of a modification 1 of the semiconductor device according to the embodiment 4 of the present invention and gate electrodes 20 and 30I arranged on this active area 10. Referring to Fig. 26, the gate electrode 30I is arranged on a depressed region DR, and the gate electrode 20 is arranged on an ordinary region OR1.

10 A gate end cap of the gate electrode 20 has a length  $x$ , while a gate end cap of the gate electrode 30I is so formed as to project beyond a position where a virtual line VL connecting two convex corner portions K1 and K2 of the concave part of the active area 10 intersects with the gate electrode 30I, i.e., a position where the virtual line VL intersects with a longer side closer to the ordinary region  
15 OR1 in two longer sides of the gate end cap by a length substantially equal to the length  $x$ .

The position where the virtual line VL intersects with the gate electrode 30I may be defined as that where the virtual line VL intersects with the center line of the gate electrode 30I or with a longer side closer to the ordinary region OR2 in  
20 two longer sides of the gate electrode 30I.

Fig. 27 shows a part of an active area 10A of a semiconductor device actually fabricated on the basis of such design values and a gate electrode 30I arranged on this active area 10A. Referring to Fig. 27, the active area 10A has a concave part which is not rectangularly shaped. A gate end cap of the gate electrode 30I is formed to project beyond an intersection between a virtual line VL  
25

and the gate electrode 30I by a length substantially equal to a length  $x$ , whereby an end portion of the gate electrode 30I completely reaches an upper portion of an insulating film 7 even if an unnecessary active area exists in the concave part of the active area 10A, thereby preventing the gate electrode 30I from partial reduction of  
5 its gate length. Thus, occurrence of current leakage between source/drain regions SDA and SDB can be prevented, whereby the function of the MOS transistor can be maintained. If no problem arises in the fabrication process and no unnecessary region exists in the concave part, a semiconductor device similar to that shown in Fig. 26 is obtained, as a matter of course.

10 <D-4. Modification 2>

While the ordinary regions OR1 and OR2 are different in depression length from each other in the aforementioned semiconductor device according to the embodiment 4 of the present invention, the length of a gate end cap may be set in the following manner if depression lengths on right and left sides of a concave  
15 part are identical to each other.

Fig. 28 shows a part of an active area 100 in the layout design phase of a modification 2 of the semiconductor device according to the embodiment 4 of the present invention and gate electrodes 20 and 30J arranged on this active area 100. The active area 100 shown in Fig. 28 is provided with depressed portions having  
20 the same length on right and left sides of a concave part. The gate electrode 30J is arranged on a depressed region DR having an edge portion which is located on a low position due to the concave part, and the gate electrode 20 is arranged on an ordinary region OR1.

A gate end cap of the gate electrode 30J is so formed as to project beyond  
25 an edge portion of the depressed region DR by a length substantially equal to the

length x of a gate end cap of the gate electrode 20 arranged on the ordinary region OR1. Even if the concave part is filled up with an unnecessary active area to disappear, source/drain regions SDA and SDB provided on both sides of the gate electrode 30J are electrically isolated from each other and prevented from shorting  
5 due to the aforementioned structure, whereby the function of the MOS transistor can be maintained.

While the invention has been shown and described in detail, the following description is in all aspects illustrative and restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from  
10 the scope of the invention.

WE CLAIM:

1. A semiconductor device comprising:  
an active area being provided with at least one MOS transistor; and  
5 an insulating film defining said active area, wherein  
said active area is set in a shape having a concave part in a shape along a  
plan view,  
said active area is provided with:  
an ordinary region, and  
10 a depressed region having an edge portion being depressed beyond said  
ordinary region due to presence of said concave part,  
said at least one MOS transistor includes:  
a first MOS transistor being formed on said depressed region, and  
a second MOS transistor being formed on said ordinary region, and  
15 the length of a margin part of a first gate electrode constructing said first  
MOS transistor is set to be larger than that of a margin part of a second gate  
electrode constructing said second MOS transistor.
2. The semiconductor device in accordance with claim 1, wherein  
20 said concave part is formed on a corner portion of said active area, and  
the length of said margin part of said first gate electrode is set at the total  
of the length of said margin part of said second gate electrode and a length being  
equal to a depression length in said concave part.
- 25 3. The semiconductor device in accordance with claim 1, wherein

said concave part is formed on a corner portion of said active area, and  
the length of said margin part of said first gate electrode is set at the total  
of:

the length of said margin part of said second gate electrode, and  
5 the length of a portion between said edge portion of said depressed region  
and an intersection between a virtual line being set to connect first and second  
convex corner portions of said active area in said concave part and said first gate  
electrode.

10 4. The semiconductor device in accordance with claim 1, wherein  
said concave part is a dent part being formed on a portion of said active  
area other than said corner portion,  
said ordinary region is divided into first and second ordinary regions due  
to presence of said dent part,

15 an edge portion of said second ordinary region is on a position depressed  
beyond that of said first ordinary region, and  
the length of said margin part of said first gate electrode is set at the total  
of the length of said margin part of said second gate electrode and a length being  
equal to a depression length of said edge portions of said depressed region and said  
20 second ordinary region.

25 5. The semiconductor device in accordance with claim 1, wherein  
said concave part is a dent part being formed on a portion of said active  
area other than said corner portion,  
said ordinary region is divided into first and second ordinary regions due

to presence of said dent part,

an edge portion of said second ordinary region is on a position depressed beyond that of said first ordinary region, and

the length of said margin part of said first gate electrode is set at the total

5 of:

the length of said margin part of said second gate electrode, and

the length of a portion between said edge portion of said depressed region and an intersection between a virtual line being set to connect first and second convex corner portions of said active area in said concave part and said first gate  
10 electrode.

6. A semiconductor device comprising:

an active area being provided with at least one MOS transistor; and

an insulating film defining said active area, wherein

15 said active area is set in a shape having a concave part in a shape along a plan view,

said active area is provided with:

an ordinary region, and

a depressed region having an edge portion being depressed beyond said  
20 ordinary region due to presence of said concave part,

said at least one MOS transistor includes:

a first MOS transistor being formed on said depressed region, and

a second MOS transistor being formed on said ordinary region, and

a margin part of a first gate electrode constructing said first MOS

25 transistor is set in a shape having a bent portion being bent at a prescribed angle to

extend in a direction separating from said ordinary region.

7. The semiconductor device in accordance with claim 6, wherein  
said concave part is formed on a corner portion of said active area,  
5 said prescribed angle is 90°,  
said depressed region includes a first edge portion being perpendicular to  
said first gate electrode and a second edge portion being parallel to said first gate  
electrode,  
said bent portion extends to be substantially in contact with or not in  
10 contact with said first edge portion of said depressed region, and  
the length of said bent portion is so set that its forward end portion  
projects beyond said second edge portion of said depressed region by a distance  
being equal to the length of a margin part of a second gate electrode constructing  
said second MOS transistor.

- 15
8. The semiconductor device in accordance with claim 6, wherein  
said concave part is formed on a corner portion of said active area,  
said prescribed angle is 90°,  
said depressed region includes a first edge portion being perpendicular to  
20 said first gate electrode and a second edge portion being parallel to said first gate  
electrode,  
said bent portion extends to be not in contact with said first edge portion  
of said depressed region, and  
the length of said bent portion is so set that its forward end portion  
25 projects beyond an intersect position between a virtual line being set to connect

first and second convex corner portions of said active area in said concave part and said first gate electrode by a distance being equal to the length of a margin part of a second gate electrode constructing said second MOS transistor.

5           9. The semiconductor device in accordance with claim 6, wherein  
              said concave part is formed on a corner portion of said active area,  
              said bent portion is bent about an intersect position between a virtual line  
being set to connect first and second convex corner portions of said active area in  
said concave part and said first gate electrode,

10          said prescribed angle is smaller than 90°, and  
              the length of said bent portion is so set that its forward end portion  
projects beyond said intersect position by a distance being equal to the length of a  
margin part of a second gate electrode constructing said second MOS transistor.

15          10. A semiconductor device comprising:  
              an active area being provided with at least one MOS transistor; and  
              an insulating film defining said active area, wherein  
              said active area is set in a shape having a concave part in a shape along a  
plan view,

20          said active area is provided with:  
              an ordinary region, and  
              a depressed region having an edge portion being depressed beyond said  
ordinary region due to presence of said concave part,  
              said at least one MOS transistor includes:  
              a plurality of MOS transistors being arranged on said depressed region

and electrically connected in parallel with each other, and

respective gate electrodes of said plurality of MOS transistors are arranged in parallel with each other and electrically connected in common,

so that margin parts of at least a gate electrode being located most  
5 approximately to said ordinary region and that adjacent to said gate electrode are connected with each other among said respective gate electrodes of said plurality of MOS transistors.


00000000000000000000000000000000

11. The semiconductor device in accordance with claim 10, wherein all  
10 margin parts of said respective gate electrodes of said plurality of MOS transistors are connected with each other.


## ABSTRACT OF THE DISCLOSURE

An active area (1) is provided with a concave part in its corner portion in a shape along a plan view. An insulating film (7) encloses this active area. A gate electrode (30) is arranged on a depressed region (DR) having an edge portion which is located on a low position due to the concave part, while a gate electrode (20) is arranged on an ordinary region (OR) having an edge portion projecting beyond the depressed region. A gate end cap (margin part) of the gate electrode (20) has a length  $x$ , while that of the gate electrode (30) has a length  $x + \alpha$ . Thus provided is a semiconductor device causing no current defect between source/drain regions even if the active area and an insulating film defining this active area fail to satisfy the layout design following refinement of the semiconductor device.


F I G . 1




F I G . 2




F I G . 3




F I G . 4




F I G . 5




F I G . 6




F I G . 7




F I G . 8




F I G . 9




F I G. 1 0




F I G. 1 1




F I G. 1 2




F I G. 1 3




F I G. 1 4




F I G. 1 5




F I G. 1 6




F I G. 1 7




F I G. 1 8




F I G . 1 9




F I G . 2 0




F I G . 2 1




F I G . 2 2




F I G . 2 3




F I G . 2 4




F I G . 2 5




F I G . 2 6




F I G . 2 7




F I G . 2 8




F I G . 2 9 ( B A C K G R O U N D A R T )




F I G. 30 ( B A C K G R O U N D      A R T )




F I G. 31 ( B A C K G R O U N D      A R T )




F I G. 32 ( B A C K G R O U N D      A R T )




F I G . 3 3 ( B A C K G R O U N D   A R T )




F I G . 3 4 ( B A C K G R O U N D   A R T )




F I G . 3 5 ( B A C K G R O U N D   A R T )



F I G . 3 6 ( B A C K G R O U N D      A R T )



F I G . 3 7 ( B A C K G R O U N D      A R T )



# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者（下記の名称が複数の場合）であると信じています。

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

上記発明の明細書は、

本書に添付されています。

\_\_\_\_月\_\_\_\_日に提出され、米国出願番号または特許協定条約国際出願番号を\_\_\_\_\_とし、

（該当する場合）\_\_\_\_\_に訂正されました。

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

SEMICONDUCTOR DEVICE

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

the specification of which

is attached hereto.

was filed on \_\_\_\_\_

as United States Application Number or

PCT International Application Number

\_\_\_\_\_ and was amended on

\_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

### (日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基づき下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約365 (a) 項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

#### Prior Foreign Application(s)

外国での先行出願

P10-017011

(Number) (番号)	Japan
------------------	-------

(Number) (番号)	(Country) (国名)
------------------	-------------------

私は、第35編米国法典119条 (e) 項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条 (c) に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、私自信の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われるることを認識し、よってここに上記のことく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Claimed 優先権主張	
<input checked="" type="checkbox"/> Yes はい	<input type="checkbox"/> No いいえ
<input type="checkbox"/> Yes はい	<input checked="" type="checkbox"/> No いいえ

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.	

(Status: Patented, Pending, Abandoned) (現況 : 特許許可済、係属中、放棄済)
--

(Status: Patented, Pending, Abandoned) (現況 : 特許許可済、係属中、放棄済)
--

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**Japanese Language Declaration**  
(日本語宣言書)

委任状：私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。  
(弁護士、または代理人の氏名及び登録番号を明記のこと)

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

William L. Mathis	17,337	Ralph L. Freeland, Jr.	16,110	William C. Rowland	30,888
Peter H. Smolka	15,913	Robert G. Mukai	28,531	T. Gene Dillahunt	25,423
Robert S. Swecker	19,885	George A. Hovanec, Jr.	28,223	Anthony W. Shaw	30,104
Platon N. Mandros	22,124	James A. LaBarre	28,632	Patrick C. Keane	32,858
Benton S. Duffett, Jr.	22,030	E. Joseph Geas	28,510	Bruce J. Boggs, Jr.	32,344
Joseph R. Magnone	24,239	R. Danny Huntington	27,903	William H. Benz	25,952
Norman H. Stepno	22,716	Eric H. Weisblatt	30,505	Peter K. Skiff	31,917
Ronald L. Grudziecki	24,970	James W. Peterson	26,057	Rlehard J. McGrath	29,195
Frederick G. Miohaud, Jr.	26,003	Teresa Sunek Rea	30,427	Matthew L. Schneider	32,814
Alan E. Kopecki	25,813	Robert E. Krebs	25,885	Michael G. Savage	32,596
Regis E. Slutter	26,999	Robert M. Schulman	31,196	Gerald F. Swiss	30,113
Samuel C. Miller, III	27,360				

書類送付先

Send Correspondence to:

Platon N. Mandros  
BURNS, DOANE, SWECKER & MATHIS, L.L.P.  
P.O.Box 1404  
Alexandria, Virginia 22313-1404

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

(703) 836-6620

唯一または第一発明者名	Full name of sole or first inventor <b>Atsushi MIYANISHI</b>		
発明者の署名	日付	Inventor's signature <i>Atsushi Miyanishi</i>	Date May 27, 1998
住所	Residence TOKYO, JAPAN		
国籍	Citizenship JAPAN		
私書箱	Post Office Address c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100-8310 JAPAN		
第二共同発明者	Full name of second joint inventor, if any <b>Hisashi MATSUMOTO</b>		
第二共同発明者の署名	日付	Second inventor's signature <i>Hisashi Matsumoto</i>	Date May 27, 1998
住所	Residence TOKYO, JAPAN		
国籍	Citizenship JAPAN		
私書箱	Post Office Address c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome, Chiyoda-ku, TOKYO 100-8310 JAPAN		

(第三以降の共同発明者についても同様に記載し、  
署名をすること)

(Supply similar information and signature for third and subsequent joint inventors)